[PATCH] D47882: [RISCV] Codegen for i8, i16, and i32 atomicrmw with RV32A
Alex Bradbury via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 23 09:06:39 PDT 2018
asb added a comment.
Actually, hold-off on reviewing. I don't think the logic for sign extension is correct when the target memory location isn't 32-bit aligned. Sorry for the noise. I'll add look again and add more tests to cover this.
It's a little tempting to just fail for [u]min/max of i8/i16 given Clang never generates them, but we've got this far now...
https://reviews.llvm.org/D47882
More information about the llvm-commits
mailing list