[PATCH] D47882: [RISCV] Codegen for i8, i16, and i32 atomicrmw with RV32A
Alex Bradbury via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 23 07:03:02 PDT 2018
asb updated this revision to Diff 162175.
asb marked an inline comment as done.
asb added a comment.
Update to sign-extends the values for signed min/max, which is the last known issue with this patch.
Happy to commit?
https://reviews.llvm.org/D47882
Files:
include/llvm/CodeGen/TargetLowering.h
include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsRISCV.td
lib/CodeGen/AtomicExpandPass.cpp
lib/Target/RISCV/CMakeLists.txt
lib/Target/RISCV/RISCV.h
lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
lib/Target/RISCV/RISCVISelLowering.cpp
lib/Target/RISCV/RISCVISelLowering.h
lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVTargetMachine.cpp
test/CodeGen/RISCV/atomic-rmw.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47882.162175.patch
Type: text/x-patch
Size: 222657 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180823/14913807/attachment-0001.bin>
More information about the llvm-commits
mailing list