[PATCH] D49861: [X86] Improved sched models for X86 XCHG*rr and XADD*rr instructions

[Andrew V. Tischenko via Phabricator via llvm-commits]

avt77 updated this revision to Diff 158763.
avt77 retitled this revision from "[X86] Improved sched models for X86 XCHG*rr instructions" to "[X86] Improved sched models for X86 XCHG*rr and XADD*rr instructions".
avt77 added a comment.

XADD*rr instrs were added: I did not add rm version because we should decide how to do it beter:

like in https://reviews.llvm.org/D50070
or with help of WriteSequence suggested by craig.topper


https://reviews.llvm.org/D49861

Files:
  lib/Target/X86/X86InstrInfo.td
  lib/Target/X86/X86SchedBroadwell.td
  lib/Target/X86/X86SchedHaswell.td
  lib/Target/X86/X86SchedSandyBridge.td
  lib/Target/X86/X86SchedSkylakeClient.td
  lib/Target/X86/X86SchedSkylakeServer.td
  lib/Target/X86/X86Schedule.td
  lib/Target/X86/X86ScheduleAtom.td
  lib/Target/X86/X86ScheduleBtVer2.td
  lib/Target/X86/X86ScheduleSLM.td
  lib/Target/X86/X86ScheduleZnver1.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D49861.158763.patch
Type: text/x-patch
Size: 10989 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180802/3ea4f7a2/attachment.bin>