[PATCH] D48706: [X86] Suppress load folding into and/or/xor if it will prevent matching btr/bts/btc.

Dávid Bolvanský via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 28 00:29:42 PDT 2018


xbolva00 added inline comments.


================
Comment at: lib/Target/X86/X86ISelDAGToDAG.cpp:594
+        if (U1.getOpcode() == ISD::ROTL &&
+            isa<ConstantSDNode>(U1.getOperand(0)) &&
+            cast<ConstantSDNode>(U1.getOperand(0))->getSExtValue() == -2)
----------------
dyn_cast maybe?


Repository:
  rL LLVM

https://reviews.llvm.org/D48706





More information about the llvm-commits mailing list