[PATCH] D47867: [PowerPC] avoid unprofitable Repl32 flag in BitPermutationSelector
Hiroshi Inoue via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 7 05:47:09 PDT 2018
inouehrs updated this revision to Diff 150304.
https://reviews.llvm.org/D47867
Files:
lib/Target/PowerPC/PPCISelDAGToDAG.cpp
test/CodeGen/PowerPC/bperm.ll
Index: test/CodeGen/PowerPC/bperm.ll
===================================================================
--- test/CodeGen/PowerPC/bperm.ll
+++ test/CodeGen/PowerPC/bperm.ll
@@ -271,6 +271,18 @@
; CHECK: blr
}
+define i64 @test16(i64 %a, i64 %b) #0 {
+entry:
+ %and = and i64 %a, 4294967295
+ %shl = shl i64 %b, 32
+ %or = or i64 %and, %shl
+ ret i64 %or
+
+; CHECK-LABEL: @test16
+; CHECK: rldimi 3, 4, 32, 0
+; CHECK: blr
+}
+
; Function Attrs: nounwind readnone
declare i32 @llvm.bswap.i32(i32) #0
declare i64 @llvm.bswap.i64(i64) #0
Index: lib/Target/PowerPC/PPCISelDAGToDAG.cpp
===================================================================
--- lib/Target/PowerPC/PPCISelDAGToDAG.cpp
+++ lib/Target/PowerPC/PPCISelDAGToDAG.cpp
@@ -1450,6 +1450,20 @@
};
for (auto &BG : BitGroups) {
+ // If this bit group has RLAmt of 0 and will not be merged with
+ // another bit group, we don't benefit from Repl32. We don't mark
+ // such group to give more freedom for later instruction selection.
+ if (BG.RLAmt == 0) {
+ auto PotentiallyMerged = [this](BitGroup & BG) {
+ for (auto &BG2 : BitGroups)
+ if (&BG != &BG2 && BG.V == BG2.V &&
+ (BG2.RLAmt == 0 || BG2.RLAmt == 32))
+ return true;
+ return false;
+ };
+ if (!PotentiallyMerged(BG))
+ continue;
+ }
if (BG.StartIdx < 32 && BG.EndIdx < 32) {
if (IsAllLow32(BG)) {
if (BG.RLAmt >= 32) {
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47867.150304.patch
Type: text/x-patch
Size: 1506 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180607/c727a778/attachment.bin>
More information about the llvm-commits
mailing list