[PATCH] D47730: [SelectionDAG]Reduce masked data movement chains and memory access widths pt2

[Diogo N. Sampaio via Phabricator via llvm-commits]

dnsampaio updated this revision to Diff 150281.
dnsampaio marked 4 inline comments as done.
dnsampaio added a comment.
Herald added a subscriber: sanjoy.

Implemented one TODO left on the code, and added check to verify if the load is sign extend, when the load width is smaller than the store width. Else the result of the OR operation would not be known.


https://reviews.llvm.org/D47730

Files:
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  lib/Transforms/Utils/SimplifyIndVar.cpp
  test/CodeGen/ARM/2018_05_30_FoldMakedMoves.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47730.150281.patch
Type: text/x-patch
Size: 8904 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180607/603983ee/attachment.bin>