[PATCH] D47676: [X86][Znver1] Specify Register Files, RCU; FP scheduler capacity.

[Roman Lebedev via Phabricator via llvm-commits]

lebedev.ri created this revision.
lebedev.ri added reviewers: RKSimon, craig.topper, courbet, GGanesh.
Herald added a subscriber: gbedwell.
Herald added a reviewer: andreadb.

First off: i do not have any access to that processor,
so this is purely theoretical, no benchmarks.

I have been looking into b**d**ver2 scheduling profile, and while cross-referencing
the existing b**t**ver2, znver1 profiles, and the reference docs
(`Software Optimization Guide for AMD Family {15,16,17}h Processors`),
i have noticed that only b**t**ver2 scheduling profile specifies these.

Also, there is no mca test coverage.

So i'm wondering if this info should be specified?

(Yes, i'd commit the tests first, and then update them, if this makes sense)


Repository:
  rL LLVM

https://reviews.llvm.org/D47676

Files:
  lib/Target/X86/X86ScheduleZnver1.td
  test/tools/llvm-mca/X86/register-file-statistics.s
  test/tools/llvm-mca/X86/scheduler-queue-usage.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47676.149616.patch
Type: text/x-patch
Size: 8820 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180602/4c129c8a/attachment.bin>