[PATCH] D46949: [mips] Correct the predicates of the cache and pref instructions

[Simon Dardis via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL332970: [mips] Correct the predicates of the cache and pref instructions (authored by sdardis, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D46949?vs=147095&id=147982#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D46949

Files:
  llvm/trunk/lib/Target/Mips/MicroMipsInstrInfo.td
  llvm/trunk/lib/Target/Mips/Mips32r6InstrInfo.td
  llvm/trunk/lib/Target/Mips/MipsInstrInfo.td
  llvm/trunk/test/MC/Mips/micromips/valid.s
  llvm/trunk/test/MC/Mips/micromips32r6/valid.s
  llvm/trunk/test/MC/Mips/mips32r6/valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46949.147982.patch
Type: text/x-patch
Size: 7569 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180522/603bf6a2/attachment.bin>