[PATCH] D46949: [mips] Correct the predicates of the cache and pref instructions

Simon Atanasyan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu May 17 08:47:25 PDT 2018

Previous message: [PATCH] D46949: [mips] Correct the predicates of the cache and pref instructions
Next message: [PATCH] D45265: [PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

atanasyan accepted this revision.
atanasyan added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rL LLVM

https://reviews.llvm.org/D46949

Previous message: [PATCH] D46949: [mips] Correct the predicates of the cache and pref instructions
Next message: [PATCH] D45265: [PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list