[PATCH] D46949: [mips] Correct the predicates of the cache and pref instructions

[Simon Dardis via Phabricator via llvm-commits]

sdardis created this revision.
sdardis added reviewers: atanasyan, abeserminji, smaksimovic.
Herald added a subscriber: arichardson.

Repository:
  rL LLVM

https://reviews.llvm.org/D46949

Files:
  lib/Target/Mips/MicroMipsInstrInfo.td
  lib/Target/Mips/Mips32r6InstrInfo.td
  lib/Target/Mips/MipsInstrInfo.td
  test/MC/Mips/micromips/valid.s
  test/MC/Mips/micromips32r6/valid.s
  test/MC/Mips/mips32r6/valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46949.147095.patch
Type: text/x-patch
Size: 7362 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180516/a84f8e5f/attachment.bin>