[PATCH] D44785: Lowering x86 adds/addus/subs/subus intrinsics (llvm part)

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 22 11:27:39 PDT 2018

Previous message: [PATCH] D44794: [AArch64] Don't reduce the width of loads if it prevents combining a shift
Next message: [PATCH] D44785: Lowering x86 adds/addus/subs/subus intrinsics (llvm part)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

Please can you rebase to latest? We've already introduced SplitOpsAndApply to do what you're doing with LowerVectorOpToLegalSize


https://reviews.llvm.org/D44785

Previous message: [PATCH] D44794: [AArch64] Don't reduce the width of loads if it prevents combining a shift
Next message: [PATCH] D44785: Lowering x86 adds/addus/subs/subus intrinsics (llvm part)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list