[PATCH] D43508: [ARM] Lower BR_CC for f16
Sjoerd Meijer via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 20 11:30:25 PST 2018
This revision was automatically updated to reflect the committed changes.
Closed by commit rL325616: [ARM] Lower BR_CC for f16 (authored by SjoerdMeijer, committed by ).
Changed prior to commit:
https://reviews.llvm.org/D43508?vs=135042&id=135115#toc
Repository:
rL LLVM
https://reviews.llvm.org/D43508
Files:
llvm/trunk/lib/Target/ARM/ARMISelLowering.cpp
llvm/trunk/test/CodeGen/ARM/fp16-instructions.ll
Index: llvm/trunk/lib/Target/ARM/ARMISelLowering.cpp
===================================================================
--- llvm/trunk/lib/Target/ARM/ARMISelLowering.cpp
+++ llvm/trunk/lib/Target/ARM/ARMISelLowering.cpp
@@ -1058,6 +1058,7 @@
setOperationAction(ISD::BRCOND, MVT::Other, Custom);
setOperationAction(ISD::BR_CC, MVT::i32, Custom);
+ setOperationAction(ISD::BR_CC, MVT::f16, Custom);
setOperationAction(ISD::BR_CC, MVT::f32, Custom);
setOperationAction(ISD::BR_CC, MVT::f64, Custom);
setOperationAction(ISD::BR_JT, MVT::Other, Custom);
@@ -4688,8 +4689,6 @@
Chain, Dest, ARMcc, CCR, Cmp);
}
- assert(LHS.getValueType() == MVT::f32 || LHS.getValueType() == MVT::f64);
-
if (getTargetMachine().Options.UnsafeFPMath &&
(CC == ISD::SETEQ || CC == ISD::SETOEQ ||
CC == ISD::SETNE || CC == ISD::SETUNE)) {
Index: llvm/trunk/test/CodeGen/ARM/fp16-instructions.ll
===================================================================
--- llvm/trunk/test/CodeGen/ARM/fp16-instructions.ll
+++ llvm/trunk/test/CodeGen/ARM/fp16-instructions.ll
@@ -136,7 +136,7 @@
%0 = bitcast float %F.coerce to i32
%tmp.0.extract.trunc = trunc i32 %0 to i16
%1 = bitcast i16 %tmp.0.extract.trunc to half
- %cmp = fcmp une half %1, 0.000000e+00
+ %cmp = fcmp une half %1, 0.000000e+00
ret i1 %cmp
; CHECK-LABEL: VCMP2:
@@ -185,6 +185,36 @@
; CHECK-HARDFP-FULLFP16: vcmpe.f16 s{{.}}, s{{.}}
}
+; Test lowering of BR_CC
+define hidden i32 @VCMPBRCC() {
+entry:
+ %f = alloca half, align 2
+ br label %for.cond
+
+for.cond:
+ %0 = load half, half* %f, align 2
+ %cmp = fcmp nnan ninf nsz ole half %0, 0xH6800
+ br i1 %cmp, label %for.body, label %for.end
+
+for.body:
+ ret i32 1
+
+for.end:
+ ret i32 0
+
+; CHECK-LABEL: VCMPBRCC:
+
+; CHECK-SOFT: bl __aeabi_fcmple
+; CHECK-SOFT: cmp r0, #0
+
+; CHECK-SOFTFP-FP16: vcvtb.f32.f16 [[S2:s[0-9]]], [[S2]]
+; CHECK-SOFTFP-FP16: vcmpe.f32 [[S2]], s0
+; CHECK-SOFTFP-FP16: vmrs APSR_nzcv, fpscr
+
+; CHECK-SOFTFP-FULLFP16: vcmpe.f16 s{{.}}, s{{.}}
+; CHECK-SOFTFP-FULLFP16: vmrs APSR_nzcv, fpscr
+}
+
; 5. VCVT (between floating-point and fixed-point)
; Only assembly/disassembly support
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43508.135115.patch
Type: text/x-patch
Size: 2313 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180220/224a0e62/attachment.bin>
More information about the llvm-commits
mailing list