[PATCH] D40602: [X86] Add MC level selection support for SHLD (64-bit only)

[Andrew V. Tischenko via Phabricator via llvm-commits]

avt77 updated this revision to Diff 130592.
avt77 added a comment.

I removed the issue with BDVER1 tests. Now we have one diff for GENERIC CPU but I'm sure it's OK.


https://reviews.llvm.org/D40602

Files:
  include/llvm/CodeGen/MachineCombinerPattern.h
  lib/CodeGen/MachineCombiner.cpp
  lib/Target/X86/X86ISelLowering.cpp
  lib/Target/X86/X86InstrInfo.cpp
  lib/Target/X86/X86InstrInfo.h
  test/CodeGen/X86/schedule-x86-64-shld.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40602.130592.patch
Type: text/x-patch
Size: 22807 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180119/90e5bfdf/attachment.bin>