[PATCH] D41651: AMDGPU: Add 32-bit constant address space

[Marek Olšák via Phabricator via llvm-commits]

mareko updated this revision to Diff 128561.
mareko added a comment.

Version 3:

- Much simpler.
- Addrspacecast is never inserted.
- Unaligned loads are unaffected (work fine).
- Only scalar loads support 32-bit pointers. An address in a VGPR will fail to compile.
- https://reviews.llvm.org/D41715 (amdgpu.uniform on loads) is required for enforce scalar loads in some cases.


https://reviews.llvm.org/D41651

Files:
  lib/Target/AMDGPU/AMDGPU.h
  lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp
  lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
  lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
  lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/SMInstructions.td
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
  test/CodeGen/AMDGPU/constant-address-space-32bit.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D41651.128561.patch
Type: text/x-patch
Size: 19300 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180103/d999b70b/attachment-0001.bin>