[PATCH] D41441: [AArch64][SVE] Asm: Add restricted register classes for SVE predicate vectors.

Florian Hahn via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 21 04:02:08 PST 2017

Previous message: [PATCH] D41441: [AArch64][SVE] Asm: Add restricted register classes for SVE predicate vectors.
Next message: [PATCH] D41442: [AArch64][SVE] Asm: Add parsing of merging/zeroing suffix for SVE predicate vector operands
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

fhahn added reviewers: olista01, SjoerdMeijer, javed.absar.
fhahn added a comment.

Looks reasonable to me. Adding a couple of more people who might have additional suggestions.


https://reviews.llvm.org/D41441

Previous message: [PATCH] D41441: [AArch64][SVE] Asm: Add restricted register classes for SVE predicate vectors.
Next message: [PATCH] D41442: [AArch64][SVE] Asm: Add parsing of merging/zeroing suffix for SVE predicate vector operands
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list