[PATCH] D39560: [AMDGPU] Convert lit tests to new addr space mapping, part 1

Yaxun Liu via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 10 08:23:36 PST 2017


yaxunl updated this revision to Diff 122441.
yaxunl edited the summary of this revision.
yaxunl added a subscriber: jvesely.
yaxunl added a comment.

Update all passing ll tests under AMDGPU for new addr space mapping.

Remove the script and put it in git log.


https://reviews.llvm.org/D39560

Files:
  test/CodeGen/AMDGPU/32-bit-local-address-space.ll
  test/CodeGen/AMDGPU/InlineAsmCrash.ll
  test/CodeGen/AMDGPU/add-debug.ll
  test/CodeGen/AMDGPU/add.i16.ll
  test/CodeGen/AMDGPU/add.v2i16.ll
  test/CodeGen/AMDGPU/add_i128.ll
  test/CodeGen/AMDGPU/add_i64.ll
  test/CodeGen/AMDGPU/addrspacecast-captured.ll
  test/CodeGen/AMDGPU/addrspacecast.ll
  test/CodeGen/AMDGPU/alignbit-pat.ll
  test/CodeGen/AMDGPU/amdgcn.bitcast.ll
  test/CodeGen/AMDGPU/amdgcn.private-memory.ll
  test/CodeGen/AMDGPU/amdgpu-alias-analysis.ll
  test/CodeGen/AMDGPU/amdgpu-codegenprepare-fdiv.ll
  test/CodeGen/AMDGPU/amdgpu-codegenprepare-i16-to-i32.ll
  test/CodeGen/AMDGPU/amdgpu-shader-calling-convention.ll
  test/CodeGen/AMDGPU/amdgpu.work-item-intrinsics.deprecated.ll
  test/CodeGen/AMDGPU/amdpal-cs.ll
  test/CodeGen/AMDGPU/amdpal-es.ll
  test/CodeGen/AMDGPU/amdpal-gs.ll
  test/CodeGen/AMDGPU/amdpal-hs.ll
  test/CodeGen/AMDGPU/amdpal-ls.ll
  test/CodeGen/AMDGPU/amdpal-psenable.ll
  test/CodeGen/AMDGPU/amdpal-vs.ll
  test/CodeGen/AMDGPU/amdpal.ll
  test/CodeGen/AMDGPU/and-gcn.ll
  test/CodeGen/AMDGPU/and.ll
  test/CodeGen/AMDGPU/annotate-kernel-features-hsa-call.ll
  test/CodeGen/AMDGPU/annotate-kernel-features-hsa.ll
  test/CodeGen/AMDGPU/annotate-kernel-features.ll
  test/CodeGen/AMDGPU/anonymous-gv.ll
  test/CodeGen/AMDGPU/any_extend_vector_inreg.ll
  test/CodeGen/AMDGPU/anyext.ll
  test/CodeGen/AMDGPU/array-ptr-calc-i32.ll
  test/CodeGen/AMDGPU/array-ptr-calc-i64.ll
  test/CodeGen/AMDGPU/ashr.v2i16.ll
  test/CodeGen/AMDGPU/atomic_cmp_swap_local.ll
  test/CodeGen/AMDGPU/attr-amdgpu-flat-work-group-size.ll
  test/CodeGen/AMDGPU/attr-amdgpu-num-sgpr.ll
  test/CodeGen/AMDGPU/attr-amdgpu-num-vgpr.ll
  test/CodeGen/AMDGPU/attr-amdgpu-waves-per-eu.ll
  test/CodeGen/AMDGPU/attr-unparseable.ll
  test/CodeGen/AMDGPU/barrier-elimination.ll
  test/CodeGen/AMDGPU/basic-branch.ll
  test/CodeGen/AMDGPU/basic-call-return.ll
  test/CodeGen/AMDGPU/basic-loop.ll
  test/CodeGen/AMDGPU/bfe-combine.ll
  test/CodeGen/AMDGPU/bfe-patterns.ll
  test/CodeGen/AMDGPU/bfe_uint.ll
  test/CodeGen/AMDGPU/bfm.ll
  test/CodeGen/AMDGPU/big_alu.ll
  test/CodeGen/AMDGPU/bitcast-vector-extract.ll
  test/CodeGen/AMDGPU/bitreverse-inline-immediates.ll
  test/CodeGen/AMDGPU/bitreverse.ll
  test/CodeGen/AMDGPU/br_cc.f16.ll
  test/CodeGen/AMDGPU/branch-condition-and.ll
  test/CodeGen/AMDGPU/branch-relax-bundle.ll
  test/CodeGen/AMDGPU/branch-relax-spill.ll
  test/CodeGen/AMDGPU/branch-relaxation.ll
  test/CodeGen/AMDGPU/branch-uniformity.ll
  test/CodeGen/AMDGPU/bswap.ll
  test/CodeGen/AMDGPU/bug-vopc-commute.ll
  test/CodeGen/AMDGPU/build_vector.ll
  test/CodeGen/AMDGPU/byval-frame-setup.ll
  test/CodeGen/AMDGPU/call-encoding.ll
  test/CodeGen/AMDGPU/call-graph-register-usage.ll
  test/CodeGen/AMDGPU/call-preserved-registers.ll
  test/CodeGen/AMDGPU/call_fs.ll
  test/CodeGen/AMDGPU/callee-frame-setup.ll
  test/CodeGen/AMDGPU/callee-special-input-sgprs.ll
  test/CodeGen/AMDGPU/callee-special-input-vgprs.ll
  test/CodeGen/AMDGPU/calling-conventions.ll
  test/CodeGen/AMDGPU/captured-frame-index.ll
  test/CodeGen/AMDGPU/cayman-loop-bug.ll
  test/CodeGen/AMDGPU/cf-loop-on-constant.ll
  test/CodeGen/AMDGPU/cf-stack-bug.ll
  test/CodeGen/AMDGPU/cf_end.ll
  test/CodeGen/AMDGPU/cgp-addressing-modes-flat.ll
  test/CodeGen/AMDGPU/cgp-bitfield-extract.ll
  test/CodeGen/AMDGPU/clamp-modifier.ll
  test/CodeGen/AMDGPU/clamp.ll
  test/CodeGen/AMDGPU/cndmask-no-def-vcc.ll
  test/CodeGen/AMDGPU/coalescer-subrange-crash.ll
  test/CodeGen/AMDGPU/coalescer_remat.ll
  test/CodeGen/AMDGPU/codegen-prepare-addrmode-sext.ll
  test/CodeGen/AMDGPU/collapse-endcf.ll
  test/CodeGen/AMDGPU/combine-and-sext-bool.ll
  test/CodeGen/AMDGPU/combine-cond-add-sub.ll
  test/CodeGen/AMDGPU/combine-ftrunc.ll
  test/CodeGen/AMDGPU/commute-compares.ll
  test/CodeGen/AMDGPU/commute-shifts.ll
  test/CodeGen/AMDGPU/commute_modifiers.ll
  test/CodeGen/AMDGPU/complex-folding.ll
  test/CodeGen/AMDGPU/concat_vectors.ll
  test/CodeGen/AMDGPU/constant-fold-mi-operands.ll
  test/CodeGen/AMDGPU/control-flow-optnone.ll
  test/CodeGen/AMDGPU/convergent-inlineasm.ll
  test/CodeGen/AMDGPU/copy-illegal-type.ll
  test/CodeGen/AMDGPU/copy-to-reg.ll
  test/CodeGen/AMDGPU/ctlz.ll
  test/CodeGen/AMDGPU/ctlz_zero_undef.ll
  test/CodeGen/AMDGPU/ctpop.ll
  test/CodeGen/AMDGPU/ctpop64.ll
  test/CodeGen/AMDGPU/cttz_zero_undef.ll
  test/CodeGen/AMDGPU/cube.ll
  test/CodeGen/AMDGPU/cvt_f32_ubyte.ll
  test/CodeGen/AMDGPU/cvt_flr_i32_f32.ll
  test/CodeGen/AMDGPU/cvt_rpi_i32_f32.ll
  test/CodeGen/AMDGPU/dagcomb-shuffle-vecextend-non2.ll
  test/CodeGen/AMDGPU/dagcombine-reassociate-bug.ll
  test/CodeGen/AMDGPU/debug.ll
  test/CodeGen/AMDGPU/default-fp-mode.ll
  test/CodeGen/AMDGPU/disconnected-predset-break-bug.ll
  test/CodeGen/AMDGPU/drop-mem-operand-move-smrd.ll
  test/CodeGen/AMDGPU/ds-combine-large-stride.ll
  test/CodeGen/AMDGPU/ds-negative-offset-addressing-mode-loop.ll
  test/CodeGen/AMDGPU/ds-sub-offset.ll
  test/CodeGen/AMDGPU/ds_read2.ll
  test/CodeGen/AMDGPU/ds_read2_offset_order.ll
  test/CodeGen/AMDGPU/ds_read2_superreg.ll
  test/CodeGen/AMDGPU/ds_read2st64.ll
  test/CodeGen/AMDGPU/ds_write2.ll
  test/CodeGen/AMDGPU/ds_write2st64.ll
  test/CodeGen/AMDGPU/early-if-convert-cost.ll
  test/CodeGen/AMDGPU/early-if-convert.ll
  test/CodeGen/AMDGPU/early-inline-alias.ll
  test/CodeGen/AMDGPU/early-inline.ll
  test/CodeGen/AMDGPU/elf-header.ll
  test/CodeGen/AMDGPU/elf.ll
  test/CodeGen/AMDGPU/elf.r600.ll
  test/CodeGen/AMDGPU/else.ll
  test/CodeGen/AMDGPU/empty-function.ll
  test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll
  test/CodeGen/AMDGPU/endcf-loop-header.ll
  test/CodeGen/AMDGPU/exceed-max-sgprs.ll
  test/CodeGen/AMDGPU/extend-bit-ops-i16.ll
  test/CodeGen/AMDGPU/extload-private.ll
  test/CodeGen/AMDGPU/extract-vector-elt-build-vector-combine.ll
  test/CodeGen/AMDGPU/extractelt-to-trunc.ll
  test/CodeGen/AMDGPU/fabs.f16.ll
  test/CodeGen/AMDGPU/fabs.f64.ll
  test/CodeGen/AMDGPU/fabs.ll
  test/CodeGen/AMDGPU/fadd-fma-fmul-combine.ll
  test/CodeGen/AMDGPU/fadd.f16.ll
  test/CodeGen/AMDGPU/fadd.ll
  test/CodeGen/AMDGPU/fadd64.ll
  test/CodeGen/AMDGPU/fcanonicalize-elimination.ll
  test/CodeGen/AMDGPU/fcanonicalize.f16.ll
  test/CodeGen/AMDGPU/fcanonicalize.ll
  test/CodeGen/AMDGPU/fceil.ll
  test/CodeGen/AMDGPU/fceil64.ll
  test/CodeGen/AMDGPU/fcmp-cnd.ll
  test/CodeGen/AMDGPU/fcmp-cnde-int-args.ll
  test/CodeGen/AMDGPU/fcmp.f16.ll
  test/CodeGen/AMDGPU/fcmp64.ll
  test/CodeGen/AMDGPU/fconst64.ll
  test/CodeGen/AMDGPU/fcopysign.f16.ll
  test/CodeGen/AMDGPU/fcopysign.f32.ll
  test/CodeGen/AMDGPU/fcopysign.f64.ll
  test/CodeGen/AMDGPU/fdiv.f16.ll
  test/CodeGen/AMDGPU/fdiv.f64.ll
  test/CodeGen/AMDGPU/fence-barrier.ll
  test/CodeGen/AMDGPU/fetch-limits.r600.ll
  test/CodeGen/AMDGPU/fetch-limits.r700+.ll
  test/CodeGen/AMDGPU/ffloor.f64.ll
  test/CodeGen/AMDGPU/ffloor.ll
  test/CodeGen/AMDGPU/flat-address-space.ll
  test/CodeGen/AMDGPU/flat-for-global-subtarget-feature.ll
  test/CodeGen/AMDGPU/flat-scratch-reg.ll
  test/CodeGen/AMDGPU/flat_atomics.ll
  test/CodeGen/AMDGPU/flat_atomics_i64.ll
  test/CodeGen/AMDGPU/fma-combine.ll
  test/CodeGen/AMDGPU/fma.f64.ll
  test/CodeGen/AMDGPU/fma.ll
  test/CodeGen/AMDGPU/fmax3.f64.ll
  test/CodeGen/AMDGPU/fmax3.ll
  test/CodeGen/AMDGPU/fmax_legacy.f64.ll
  test/CodeGen/AMDGPU/fmax_legacy.ll
  test/CodeGen/AMDGPU/fmaxnum.f64.ll
  test/CodeGen/AMDGPU/fmaxnum.ll
  test/CodeGen/AMDGPU/fmed3.ll
  test/CodeGen/AMDGPU/fmin3.ll
  test/CodeGen/AMDGPU/fmin_fmax_legacy.amdgcn.ll
  test/CodeGen/AMDGPU/fmin_legacy.f64.ll
  test/CodeGen/AMDGPU/fminnum.f64.ll
  test/CodeGen/AMDGPU/fminnum.ll
  test/CodeGen/AMDGPU/fmul-2-combine-multi-use.ll
  test/CodeGen/AMDGPU/fmul.f16.ll
  test/CodeGen/AMDGPU/fmul.ll
  test/CodeGen/AMDGPU/fmul64.ll
  test/CodeGen/AMDGPU/fmuladd.f16.ll
  test/CodeGen/AMDGPU/fmuladd.f64.ll
  test/CodeGen/AMDGPU/fmuladd.v2f16.ll
  test/CodeGen/AMDGPU/fnearbyint.ll
  test/CodeGen/AMDGPU/fneg-combines.ll
  test/CodeGen/AMDGPU/fneg-fabs.f16.ll
  test/CodeGen/AMDGPU/fneg-fabs.f64.ll
  test/CodeGen/AMDGPU/fneg-fabs.ll
  test/CodeGen/AMDGPU/fneg.f16.ll
  test/CodeGen/AMDGPU/fneg.f64.ll
  test/CodeGen/AMDGPU/fneg.ll
  test/CodeGen/AMDGPU/fold-fmul-to-neg-abs.ll
  test/CodeGen/AMDGPU/fp-classify.ll
  test/CodeGen/AMDGPU/fp16_to_fp64.ll
  test/CodeGen/AMDGPU/fp32_to_fp16.ll
  test/CodeGen/AMDGPU/fp_to_sint.f64.ll
  test/CodeGen/AMDGPU/fp_to_sint.ll
  test/CodeGen/AMDGPU/fp_to_uint.f64.ll
  test/CodeGen/AMDGPU/fp_to_uint.ll
  test/CodeGen/AMDGPU/fpext-free.ll
  test/CodeGen/AMDGPU/fpext.f16.ll
  test/CodeGen/AMDGPU/fpext.ll
  test/CodeGen/AMDGPU/fptosi.f16.ll
  test/CodeGen/AMDGPU/fptoui.f16.ll
  test/CodeGen/AMDGPU/fptrunc.f16.ll
  test/CodeGen/AMDGPU/fptrunc.ll
  test/CodeGen/AMDGPU/fract.f64.ll
  test/CodeGen/AMDGPU/fract.ll
  test/CodeGen/AMDGPU/frem.ll
  test/CodeGen/AMDGPU/fsqrt.f64.ll
  test/CodeGen/AMDGPU/fsub.f16.ll
  test/CodeGen/AMDGPU/fsub.ll
  test/CodeGen/AMDGPU/fsub64.ll
  test/CodeGen/AMDGPU/ftrunc.f64.ll
  test/CodeGen/AMDGPU/ftrunc.ll
  test/CodeGen/AMDGPU/gep-address-space.ll
  test/CodeGen/AMDGPU/global-constant.ll
  test/CodeGen/AMDGPU/global-directive.ll
  test/CodeGen/AMDGPU/global-extload-i16.ll
  test/CodeGen/AMDGPU/global-smrd-unknown.ll
  test/CodeGen/AMDGPU/global-variable-relocs.ll
  test/CodeGen/AMDGPU/global_atomics.ll
  test/CodeGen/AMDGPU/global_atomics_i64.ll
  test/CodeGen/AMDGPU/gv-const-addrspace.ll
  test/CodeGen/AMDGPU/gv-offset-folding.ll
  test/CodeGen/AMDGPU/half.ll
  test/CodeGen/AMDGPU/hoist-cond.ll
  test/CodeGen/AMDGPU/hsa-default-device.ll
  test/CodeGen/AMDGPU/hsa-fp-mode.ll
  test/CodeGen/AMDGPU/hsa-func-align.ll
  test/CodeGen/AMDGPU/hsa-globals.ll
  test/CodeGen/AMDGPU/hsa-group-segment.ll
  test/CodeGen/AMDGPU/hsa-metadata-deduce-ro-arg.ll
  test/CodeGen/AMDGPU/hsa-metadata-enqueu-kernel.ll
  test/CodeGen/AMDGPU/hsa-metadata-from-llvm-ir-full.ll
  test/CodeGen/AMDGPU/hsa-metadata-images.ll
  test/CodeGen/AMDGPU/hsa-metadata-invalid-ocl-version-1.ll
  test/CodeGen/AMDGPU/hsa-metadata-invalid-ocl-version-2.ll
  test/CodeGen/AMDGPU/hsa-metadata-invalid-ocl-version-3.ll
  test/CodeGen/AMDGPU/hsa-metadata-kernel-code-props.ll
  (480 more files...)

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D39560.122441.patch
Type: text/x-patch
Size: 1120157 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171110/0130ba63/attachment-0001.bin>


More information about the llvm-commits mailing list