[PATCH] D38196: [AArch64] Avoid interleaved SIMD store instructions for Exynos

[Abderrazek Zaafrani via Phabricator via llvm-commits]

az updated this revision to Diff 120994.
az added a comment.

Made caching mechanism for instruction replacement decisions to work across functions (instead of within function only) by declaring SIMDInstrTable as a global variable.


https://reviews.llvm.org/D38196

Files:
  llvm/lib/Target/AArch64/AArch64.h
  llvm/lib/Target/AArch64/AArch64TargetMachine.cpp
  llvm/lib/Target/AArch64/AArch64VectorByElementOpt.cpp
  llvm/test/CodeGen/AArch64/arm64-st1.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D38196.120994.patch
Type: text/x-patch
Size: 41450 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171031/0e909e76/attachment.bin>