[PATCH] D37751: [X86 CodeGen] Optimization of ZeroExtendLoad for v2i8 vector

Zvi Rackover via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 12 23:04:31 PDT 2017

Previous message: [PATCH] D37751: [X86 CodeGen] Optimization of ZeroExtendLoad for v2i8 vector
Next message: [PATCH] D31951: TableGen support for parameterized register class information
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

zvi accepted this revision.
zvi added a comment.
This revision is now accepted and ready to land.

LGTM, and as you mentioned in the cover message, there is more room for improvement.


Repository:
  rL LLVM

https://reviews.llvm.org/D37751

Previous message: [PATCH] D37751: [X86 CodeGen] Optimization of ZeroExtendLoad for v2i8 vector
Next message: [PATCH] D31951: TableGen support for parameterized register class information
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list