[PATCH] D37665: [SelectionDAG] Teach simplifyDemandedBits to handle shifts by constant splat vectors

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 114500.
craig.topper added a comment.

Change to use APInt::uge in most places. There was one place where getLimitedValue was still convenient for a compound if condition.


https://reviews.llvm.org/D37665

Files:
  include/llvm/CodeGen/SelectionDAGNodes.h
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  lib/Target/ARM/ARMInstrNEON.td
  test/CodeGen/ARM/vshll.ll
  test/CodeGen/X86/combine-shl.ll
  test/CodeGen/X86/not-and-simplify.ll
  test/CodeGen/X86/sse2-vector-shifts.ll
  test/CodeGen/X86/vector-blend.ll
  test/CodeGen/X86/vector-rotate-128.ll
  test/CodeGen/X86/vector-rotate-256.ll
  test/CodeGen/X86/widen_cast-4.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D37665.114500.patch
Type: text/x-patch
Size: 16799 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170909/ef137f3b/attachment.bin>