[PATCH] D37665: [SelectionDAG] Teach simplifyDemandedBits to handle shifts by constant splat vectors
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sat Sep 9 11:47:34 PDT 2017
craig.topper updated this revision to Diff 114496.
craig.topper added a comment.
Missed one ARM test change.
https://reviews.llvm.org/D37665
Files:
include/llvm/CodeGen/SelectionDAGNodes.h
lib/CodeGen/SelectionDAG/TargetLowering.cpp
lib/Target/ARM/ARMInstrNEON.td
test/CodeGen/ARM/vshll.ll
test/CodeGen/X86/combine-shl.ll
test/CodeGen/X86/not-and-simplify.ll
test/CodeGen/X86/sse2-vector-shifts.ll
test/CodeGen/X86/vector-blend.ll
test/CodeGen/X86/vector-rotate-128.ll
test/CodeGen/X86/vector-rotate-256.ll
test/CodeGen/X86/widen_cast-4.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D37665.114496.patch
Type: text/x-patch
Size: 16303 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170909/54eacc72/attachment.bin>
More information about the llvm-commits
mailing list