[PATCH] D34160: [Power9] Exploit vinserth instruction
Graham Yiu via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 29 20:32:29 PDT 2017
gyiu updated this revision to Diff 113193.
gyiu added a comment.
- Refactored NFCs to another patch to be committed.
- Made changes to remove restriction on only recognizing shuffles of halfword element 3 (4 in LE mode) when both input vectors are the same vector. That is, we can now recognize all single element shuffles in this situation.
Repository:
rL LLVM
https://reviews.llvm.org/D34160
Files:
lib/Target/PowerPC/PPCISelLowering.cpp
lib/Target/PowerPC/PPCISelLowering.h
lib/Target/PowerPC/PPCInstrAltivec.td
test/CodeGen/PowerPC/p9-vinsert-vextract.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D34160.113193.patch
Type: text/x-patch
Size: 20180 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170830/0ddfde1d/attachment-0001.bin>
More information about the llvm-commits
mailing list