[PATCH] D36663: [X86][Haswell] Updating HSW instruction scheduling information

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: lib/Target/X86/X86SchedHaswell.td:2722
+def HWWriteResGroup52 : SchedWriteRes<[HWPort1,HWPort23]> {
+  let Latency = 3;
+  let NumMicroOps = 2;
----------------
Should this account for load latency?


Repository:
  rL LLVM

https://reviews.llvm.org/D36663