[PATCH] D31615: AMDGPU: Add way to specify that instructions zero high 16-bits
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 3 16:05:27 PDT 2017
arsenm updated this revision to Diff 109647.
arsenm added a reviewer: rampitec.
arsenm added a comment.
Rebase
https://reviews.llvm.org/D31615
Files:
lib/Target/AMDGPU/SIDefines.h
lib/Target/AMDGPU/SIInstrFormats.td
lib/Target/AMDGPU/SIInstrInfo.cpp
lib/Target/AMDGPU/SIInstrInfo.td
lib/Target/AMDGPU/VOP3Instructions.td
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31615.109647.patch
Type: text/x-patch
Size: 5084 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170803/97430b84/attachment.bin>
More information about the llvm-commits
mailing list