[PATCH] D34815: [Power9] Spill gprs to vector registers rather than stack

[Hiroshi Inoue via Phabricator via llvm-commits]

inouehrs added inline comments.


================
Comment at: test/CodeGen/PowerPC/gpr-vsr-spill.ll:19
+; CHECK: mr 31, 3
+; CHECK: mtvsrd 0, 4
+; CHECK: mffprd 30, 0
----------------
Actually, I cannot catch why we need spill here.
The inline-asm clobbers all gprs but r30 and r31. So why we don't just use r30 and r31 for %a and %b?


https://reviews.llvm.org/D34815