[PATCH] D31851: [PowerPC] Eliminate compares - add handling for logical operations without the use of condition registers
Nemanja Ivanovic via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun May 28 20:50:37 PDT 2017
nemanjai updated this revision to Diff 100577.
nemanjai added a comment.
This revision does away with the Boolean parameter to `getLogicOpInGPR` and adds the logic to extract the CR result at the only call of that function that needs it.
Furthermore, this patch eliminates bitwise negations if they're produced by instructions that have a record-form.
Repository:
rL LLVM
https://reviews.llvm.org/D31851
Files:
lib/Target/PowerPC/PPCISelDAGToDAG.cpp
lib/Target/PowerPC/PPCInstr64Bit.td
lib/Target/PowerPC/PPCInstrInfo.cpp
lib/Target/PowerPC/PPCInstrInfo.h
test/CodeGen/PowerPC/logic-ops-on-compares.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31851.100577.patch
Type: text/x-patch
Size: 16367 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170529/d557172d/attachment.bin>
More information about the llvm-commits
mailing list