[PATCH] D33455: [AMDGPU] Combine and (srl) into shl (bfe)
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue May 23 11:48:07 PDT 2017
rampitec marked 2 inline comments as done.
rampitec added inline comments.
================
Comment at: lib/Target/AMDGPU/AMDGPUISelLowering.cpp:3482
+ if ((OffsetVal + WidthVal) >= 32 &&
+ !(Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS &&
+ OffsetVal == 16 && WidthVal == 16)) {
----------------
arsenm wrote:
> There is an SDWA subtarget feature
AMDGPUSubtarget does not know anything about SDWA, it is in SISubtarget.
Repository:
rL LLVM
https://reviews.llvm.org/D33455
More information about the llvm-commits
mailing list