[PATCH] D30941: Better testing of schedule model instruction latencies/throughputs

[Andrew V. Tischenko via Phabricator via llvm-commits]

avt77 updated this revision to Diff 91987.
avt77 added a comment.

The implementation was moved to target independent area and all Hal's comments were applied. I did not do anything with Throughput: it will be done in the patch.


https://reviews.llvm.org/D30941

Files:
  include/llvm/CodeGen/AsmPrinter.h
  include/llvm/CodeGen/MachineInstr.h
  include/llvm/MC/MCTargetOptions.h
  lib/CodeGen/AsmPrinter/AsmPrinter.cpp
  lib/MC/MCTargetOptions.cpp
  lib/Target/X86/InstPrinter/X86InstComments.h
  test/CodeGen/X86/recip-fastmath2.ll
  test/CodeGen/X86/recip-pic.ll
  tools/llc/llc.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30941.91987.patch
Type: text/x-patch
Size: 113173 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170316/4c0aeed7/attachment.bin>