[PATCH] D30257: [mips] Fix atomic compare and swap at O0.

[Simon Dardis via Phabricator via llvm-commits]

sdardis created this revision.
Herald added a subscriber: mgorny.

Similar to PR/25526, fast-regalloc introduces spills at the end of basic
blocks. When this occurs in between an ll and sc, the store can cause the
atomic sequence to fail.

This patch fixes the issue by introducing more pseudos to represent atomic
operations and moving their lowering to after the expansion of postRA
pseudos.

This resolves PR/32020.

Thanks to James Cowgill for reporting the issue!


Repository:
  rL LLVM

https://reviews.llvm.org/D30257

Files:
  lib/Target/Mips/CMakeLists.txt
  lib/Target/Mips/Mips.h
  lib/Target/Mips/Mips64InstrInfo.td
  lib/Target/Mips/MipsExpandPseudo.cpp
  lib/Target/Mips/MipsISelLowering.cpp
  lib/Target/Mips/MipsInstrInfo.td
  lib/Target/Mips/MipsTargetMachine.cpp
  test/CodeGen/Mips/atomicCmpSwapPW.ll
  test/CodeGen/Mips/no-store-in-atomic-rmw.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30257.89367.patch
Type: text/x-patch
Size: 28507 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170222/49b17ec4/attachment.bin>