[PATCH] D26648: Clarify semantic of reserved registers.

[Matthias Braun via llvm-commits]

MatzeB updated this revision to Diff 78612.
MatzeB added a comment.

- Add a way to specify a list of exceptions for assertSuperRegsMarked() so we can use it in situations like X86 as well.


Repository:
  rL LLVM

https://reviews.llvm.org/D26648

Files:
  include/llvm/Target/TargetRegisterInfo.h
  lib/CodeGen/MachineVerifier.cpp
  lib/CodeGen/TargetRegisterInfo.cpp
  lib/Target/AArch64/AArch64RegisterInfo.cpp
  lib/Target/ARM/ARMBaseRegisterInfo.cpp
  lib/Target/X86/X86RegisterInfo.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D26648.78612.patch
Type: text/x-patch
Size: 7276 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161119/3e54b334/attachment.bin>