[PATCH] D26396: [AArch64] Enable merging of adjacent zero stores for all subtargets.
Chad Rosier via llvm-commits
llvm-commits at lists.llvm.org
Fri Nov 11 06:19:59 PST 2016
This revision was automatically updated to reflect the committed changes.
mcrosier marked an inline comment as done.
Closed by commit rL286592: [AArch64] Enable merging of adjacent zero stores for all subtargets. (authored by mcrosier).
Changed prior to commit:
https://reviews.llvm.org/D26396?vs=77185&id=77612#toc
Repository:
rL LLVM
https://reviews.llvm.org/D26396
Files:
llvm/trunk/lib/Target/AArch64/AArch64.td
llvm/trunk/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
llvm/trunk/lib/Target/AArch64/AArch64Subtarget.h
llvm/trunk/test/CodeGen/AArch64/arm64-narrow-st-merge.ll
Index: llvm/trunk/test/CodeGen/AArch64/arm64-narrow-st-merge.ll
===================================================================
--- llvm/trunk/test/CodeGen/AArch64/arm64-narrow-st-merge.ll
+++ llvm/trunk/test/CodeGen/AArch64/arm64-narrow-st-merge.ll
@@ -1,6 +1,4 @@
-; RUN: llc < %s -mtriple aarch64--none-eabi -mcpu=cortex-a57 -verify-machineinstrs | FileCheck %s
-; RUN: llc < %s -mtriple aarch64_be--none-eabi -mcpu=cortex-a57 -verify-machineinstrs | FileCheck %s
-; RUN: llc < %s -mtriple aarch64--none-eabi -mcpu=kryo -verify-machineinstrs | FileCheck %s
+; RUN: llc < %s -mtriple aarch64--none-eabi -verify-machineinstrs | FileCheck %s
; CHECK-LABEL: Strh_zero
; CHECK: str wzr
Index: llvm/trunk/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
===================================================================
--- llvm/trunk/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
+++ llvm/trunk/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
@@ -1699,8 +1699,7 @@
UsedRegs.resize(TRI->getNumRegs());
bool Modified = false;
- bool enableNarrowZeroStOpt =
- Subtarget->mergeNarrowStores() && !Subtarget->requiresStrictAlign();
+ bool enableNarrowZeroStOpt = !Subtarget->requiresStrictAlign();
for (auto &MBB : Fn)
Modified |= optimizeBlock(MBB, enableNarrowZeroStOpt);
Index: llvm/trunk/lib/Target/AArch64/AArch64Subtarget.h
===================================================================
--- llvm/trunk/lib/Target/AArch64/AArch64Subtarget.h
+++ llvm/trunk/lib/Target/AArch64/AArch64Subtarget.h
@@ -71,7 +71,6 @@
// StrictAlign - Disallow unaligned memory accesses.
bool StrictAlign = false;
- bool MergeNarrowZeroStores = false;
bool UseAA = false;
bool PredictableSelectIsExpensive = false;
bool BalanceFPOps = false;
@@ -179,7 +178,6 @@
bool hasCrypto() const { return HasCrypto; }
bool hasCRC() const { return HasCRC; }
bool hasRAS() const { return HasRAS; }
- bool mergeNarrowStores() const { return MergeNarrowZeroStores; }
bool balanceFPOps() const { return BalanceFPOps; }
bool predictableSelectIsExpensive() const {
return PredictableSelectIsExpensive;
Index: llvm/trunk/lib/Target/AArch64/AArch64.td
===================================================================
--- llvm/trunk/lib/Target/AArch64/AArch64.td
+++ llvm/trunk/lib/Target/AArch64/AArch64.td
@@ -61,11 +61,6 @@
"Reserve X18, making it unavailable "
"as a GPR">;
-def FeatureMergeNarrowZeroSt : SubtargetFeature<"merge-narrow-zero-st",
- "MergeNarrowZeroStores", "true",
- "Merge narrow zero store "
- "instructions">;
-
def FeatureUseAA : SubtargetFeature<"use-aa", "UseAA", "true",
"Use alias analysis during codegen">;
@@ -182,7 +177,6 @@
FeatureCrypto,
FeatureCustomCheapAsMoveHandling,
FeatureFPARMv8,
- FeatureMergeNarrowZeroSt,
FeatureNEON,
FeaturePerfMon,
FeaturePostRAScheduler,
@@ -253,7 +247,6 @@
FeatureCrypto,
FeatureCustomCheapAsMoveHandling,
FeatureFPARMv8,
- FeatureMergeNarrowZeroSt,
FeatureNEON,
FeaturePerfMon,
FeaturePostRAScheduler,
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D26396.77612.patch
Type: text/x-patch
Size: 3775 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161111/354b9967/attachment.bin>
More information about the llvm-commits
mailing list