[PATCH] D25998: AMDGPU/SI: Don't use non-0 waitcnt values when waiting on Flat instructions
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 27 17:07:29 PDT 2016
arsenm accepted this revision.
arsenm added a comment.
This revision is now accepted and ready to land.
LGTM with test fixed
================
Comment at: test/CodeGen/MIR/AMDGPU/waitcnt.mir:50
+ %vgpr0 = FLAT_LOAD_DWORD %vgpr1_vgpr2, 0, 0, 0, implicit %exec, implicit %flat_scr
+ %vgpr3_vgpr4_vgpr5_vgpr6 = FLAT_LOAD_DWORDX4 %vgpr7_vgpr8, 0, 0, 0, implicit %exec, implicit %flat_scr :: (load 16 from %ir.global16)
+ %vgpr0 = V_MOV_B32_e32 %vgpr1, implicit %exec
----------------
This looks like it has a mem operand although the comment on the check line says it doesn't
https://reviews.llvm.org/D25998
More information about the llvm-commits
mailing list