[PATCH] D21571: [AArch64] Avoid generating indexed vector instructions for Exynos
Abderrazek Zaafrani via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 28 16:06:49 PDT 2016
az updated this revision to Diff 72920.
az added a comment.
Added a simple check to exit this pass early on so that no analysis is done for targets that do not need it.
Since there was a push against adding any target feature when this patch was first introduced, the check is mainly comparing the latency of indexed fmla with its replacement.
https://reviews.llvm.org/D21571
Files:
llvm/lib/Target/AArch64/AArch64.h
llvm/lib/Target/AArch64/AArch64TargetMachine.cpp
llvm/lib/Target/AArch64/AArch64VectorByElementOpt.cpp
llvm/lib/Target/AArch64/CMakeLists.txt
llvm/test/CodeGen/AArch64/arm64-neon-2velem.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D21571.72920.patch
Type: text/x-patch
Size: 45319 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160928/bdb5634b/attachment.bin>
More information about the llvm-commits
mailing list