[PATCH] D22026: AMDGPU: Expand register indexing pseudos in custom inserter

[Matt Arsenault via llvm-commits]

arsenm updated this revision to Diff 63779.
arsenm added a comment.

Fix disassembler tests


http://reviews.llvm.org/D22026

Files:
  lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstrInfo.td
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/AMDGPU/SILowerControlFlow.cpp
  lib/Target/AMDGPU/SIRegisterInfo.td
  lib/Target/AMDGPU/SIShrinkInstructions.cpp
  test/CodeGen/AMDGPU/indirect-addressing-si.ll
  test/CodeGen/AMDGPU/indirect-addressing-undef.mir
  test/CodeGen/AMDGPU/insert_vector_elt.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D22026.63779.patch
Type: text/x-patch
Size: 65891 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160713/532bbc00/attachment.bin>