[PATCH] D21062: [mips][mips16] Fix machine verifier errors about incorrect register classes on load/stores.
Daniel Sanders via llvm-commits
llvm-commits at lists.llvm.org
Tue Jun 7 03:29:09 PDT 2016
dsanders updated this revision to Diff 59852.
dsanders added a comment.
Fix MIR test case.
http://reviews.llvm.org/D21062
Files:
lib/Target/Mips/Mips16ISelDAGToDAG.cpp
lib/Target/Mips/Mips16ISelDAGToDAG.h
lib/Target/Mips/Mips16InstrInfo.td
lib/Target/Mips/MipsISelDAGToDAG.cpp
lib/Target/Mips/MipsISelDAGToDAG.h
lib/Target/Mips/MipsMachineFunction.cpp
lib/Target/Mips/MipsMachineFunction.h
test/CodeGen/MIR/Mips/memory-operands.mir
test/CodeGen/Mips/stchar.ll
test/CodeGen/Mips/stldst.ll
test/CodeGen/Mips/tailcall.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D21062.59852.patch
Type: text/x-patch
Size: 22056 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160607/c7926a39/attachment.bin>
More information about the llvm-commits
mailing list