[PATCH] D19151: [SLPVectorizer] Set MinVecRegSize via a target hook
Jongwon Lee via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 15 01:49:54 PDT 2016
- Previous message: [PATCH] D19150: [mips][microMIPS] Implement LL, SC, LWM32, SWM32, MOVEP, ROTR, ROTRV and SYSCALL instructions
- Next message: [PATCH] D17989: [mips][microMIPS] Add CodeGen support for SLL16, SRL16, SLL, SLLV, SRA, SRAV, SRL and SRLV instructions
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
JongwonLee created this revision.
JongwonLee added reviewers: jmolloy, mzolotukhin, mcrosier.
JongwonLee added subscribers: llvm-commits, flyingforyou.
Herald added subscribers: mzolotukhin, aemerson.
MinVecRegSize can be set from command-line option or a target hook.
Currently, the target-specific part is implemented only for AArch64.
http://reviews.llvm.org/D19151
Files:
include/llvm/Analysis/TargetTransformInfo.h
include/llvm/Analysis/TargetTransformInfoImpl.h
include/llvm/CodeGen/BasicTTIImpl.h
lib/Analysis/TargetTransformInfo.cpp
lib/Target/AArch64/AArch64TargetTransformInfo.h
lib/Transforms/Vectorize/SLPVectorizer.cpp
test/Transforms/SLPVectorizer/AArch64/slp-vectorized-within-64bits.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D19151.53856.patch
Type: text/x-patch
Size: 5501 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160415/06f64d7a/attachment.bin>
- Previous message: [PATCH] D19150: [mips][microMIPS] Implement LL, SC, LWM32, SWM32, MOVEP, ROTR, ROTRV and SYSCALL instructions
- Next message: [PATCH] D17989: [mips][microMIPS] Add CodeGen support for SLL16, SRL16, SLL, SLLV, SRA, SRAV, SRL and SRLV instructions
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
More information about the llvm-commits
mailing list