[PATCH] D18570: [AArch64] Handle missing store pair opportunity

Jun Bum Lim via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 29 13:25:06 PDT 2016


junbuml created this revision.
junbuml added reviewers: mcrosier, jmolloy, t.p.northover.
junbuml added a subscriber: llvm-commits.
Herald added subscribers: mcrosier, rengolin, aemerson.

This change will handle missing store pair opportunity where the first store
instruction stores zero followed by the non-zero store. For example, this change
will convert :
    
  str wzr, [x8]
  str w1, [x8, #4]
into:
  stp wzr, w1, [x8]


http://reviews.llvm.org/D18570

Files:
  lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  test/CodeGen/AArch64/arm64-narrow-ldst-merge.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18570.51970.patch
Type: text/x-patch
Size: 5972 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160329/12251f89/attachment.bin>


More information about the llvm-commits mailing list