[PATCH] D18492: [X86][SSE] Vectorize a bit (AND/XOR/OR) op if a BUILD_VECTOR has the same op for all their scalar elements.
Simon Pilgrim via llvm-commits
llvm-commits at lists.llvm.org
Mon Mar 28 14:39:20 PDT 2016
This revision was automatically updated to reflect the committed changes.
Closed by commit rL264666: [X86][SSE] Vectorize a bit (AND/XOR/OR) op if a BUILD_VECTOR has the same op… (authored by RKSimon).
Changed prior to commit:
http://reviews.llvm.org/D18492?vs=51737&id=51843#toc
Repository:
rL LLVM
http://reviews.llvm.org/D18492
Files:
llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
llvm/trunk/test/CodeGen/X86/pr15267.ll
llvm/trunk/test/CodeGen/X86/vector-lzcnt-256.ll
llvm/trunk/test/CodeGen/X86/vector-pcmp.ll
llvm/trunk/test/CodeGen/X86/vector-sext.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18492.51843.patch
Type: text/x-patch
Size: 35104 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160328/b5d4973d/attachment.bin>
More information about the llvm-commits
mailing list