[PATCH] D14489: [AArch64] Applying load pair optimization for volatile load/store

[Jun Bum Lim via llvm-commits]

junbuml added a comment.

Even though we carefully decide what to combine, I doubt if the order of accessing memory in ldp / stp is not micro-architecturally dependent ?


http://reviews.llvm.org/D14489