[PATCH] D14141: [1/4] SP and PC as shifted-reg operands are unpredictable in ARMv7 Thumb
A. Skrobov via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 28 06:40:31 PDT 2015
tyomitch updated this revision to Diff 38653.
tyomitch added a comment.
The four patches updated and merged.
http://reviews.llvm.org/D14141
Files:
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
lib/Target/ARM/Disassembler/ARMDisassembler.cpp
test/MC/ARM/basic-thumb2-instructions-v8.s
test/MC/ARM/diagnostics.s
test/MC/ARM/thumb-shift-encoding.s
test/MC/ARM/thumb2-diagnostics.s
test/MC/Disassembler/ARM/invalid-thumbv7.txt
test/MC/Disassembler/ARM/thumb-v8.txt
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D14141.38653.patch
Type: text/x-patch
Size: 17989 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151028/562e5792/attachment-0001.bin>
More information about the llvm-commits
mailing list