[PATCH] D13527: AMDGPU: Exclude SGPRs except m0 from movrel operands
    Matt Arsenault via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Wed Oct  7 12:25:03 PDT 2015
    
    
  
arsenm updated this revision to Diff 36778.
arsenm added a comment.
Set isAllocatable = 0 to fix test changes
http://reviews.llvm.org/D13527
Files:
  lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
  lib/Target/AMDGPU/SIInstrInfo.td
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/AMDGPU/SIRegisterInfo.td
  test/CodeGen/AMDGPU/ds_read2st64.ll
  test/MC/AMDGPU/vop1-err.s
  test/MC/AMDGPU/vop1.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D13527.36778.patch
Type: text/x-patch
Size: 7725 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151007/bed785dd/attachment.bin>
    
    
More information about the llvm-commits
mailing list