[PATCH] D11625: AMDGPU/SI: Set DwarfRegNum
Tom Stellard
thomas.stellard at amd.com
Thu Jul 30 07:57:37 PDT 2015
tstellarAMD added inline comments.
================
Comment at: lib/Target/AMDGPU/SIRegisterInfo.td:13-14
@@ -12,4 +12,4 @@
//===----------------------------------------------------------------------===//
-
-class SIReg <string n, bits<16> encoding = 0> : Register<n> {
+class SIReg <string n, bits<16> regIdx = 0> : Register<n>,
+ DwarfRegNum<[!cast<int>(HWEncoding)]> {
let Namespace = "AMDGPU";
----------------
Is it OK for vgprs and sgprs to have the same DwarfRegNum?
http://reviews.llvm.org/D11625
More information about the llvm-commits
mailing list