[PATCH] [X86,	AVX] adjust tablegen patterns to generate better code for scalar	insertion into zero vector (PR23073)
    Craig Topper 
    craig.topper at gmail.com
       
    Wed Apr  1 22:54:15 PDT 2015
    
    
  
================
Comment at: test/CodeGen/X86/vector-shuffle-256-v4.ll:846
@@ -845,3 +845,3 @@
 ; ALL:       # BB#0:
-; ALL-NEXT:    vxorpd %xmm1, %xmm1, %xmm1
+; ALL:         vxorpd %xmm1, %xmm1, %xmm1
 ; ALL-NEXT:    vmovsd {{.*#+}} xmm0 = xmm0[0],xmm1[1]
----------------
Why is this not ALL-NEXT anymore?
http://reviews.llvm.org/D8794
EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
    
    
More information about the llvm-commits
mailing list