[PATCH] [AArch64] Handle Cyclone-specific register in common way

James Molloy james.molloy at arm.com
Tue Mar 24 08:24:21 PDT 2015

Previous message: [PATCH] [AArch64] Handle Cyclone-specific register in common way
Next message: [llvm] r233086 - [mips] Support 16-bit offsets for 'm' inline assembly memory constraint.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

LGTM.


REPOSITORY
  rL LLVM

http://reviews.llvm.org/D8584

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/

Previous message: [PATCH] [AArch64] Handle Cyclone-specific register in common way
Next message: [llvm] r233086 - [mips] Support 16-bit offsets for 'm' inline assembly memory constraint.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list