[PATCH] [X86][SSE] psrl(w/d/q) and psll(w/d/q) bit shifts for SSE2

Simon Pilgrim llvm-dev at redking.me.uk
Wed Jan 21 07:45:11 PST 2015

Previous message: [llvm] r226664 - AArch64: add backend option to reserve x18 (platform register)
Next message: [PATCH] [X86][SSE] psrl(w/d/q) and psll(w/d/q) bit shifts for SSE2
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

ping


REPOSITORY
  rL LLVM

http://reviews.llvm.org/D6649

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/

Previous message: [llvm] r226664 - AArch64: add backend option to reserve x18 (platform register)
Next message: [PATCH] [X86][SSE] psrl(w/d/q) and psll(w/d/q) bit shifts for SSE2
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list