[PATCH] Fix TableGen -gen-disassembler output for certain bit field definitions.

Steve King kingshizzle at gmail.com
Thu Sep 25 20:07:16 PDT 2014


TableGen -gen-disassembler extracts incorrect operand values for certain bit fields with an offset.  The result is that disassembly silently fails with incorrect operand values.  Bit assignments like:
Inst{7-0} = Foo{9-2}
are vulnerable to this problem.

http://reviews.llvm.org/D5498

Files:
  test/TableGen/BitShiftDecoder.td
  utils/TableGen/FixedLenDecoderEmitter.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D5498.14091.patch
Type: text/x-patch
Size: 2666 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140926/ea31c349/attachment.bin>


More information about the llvm-commits mailing list