[llvm] r209408 - AArch64/ARM64: enable more AArch64 tests.

[Tim Northover]

Author: tnorthover
Date: Thu May 22 02:40:55 2014
New Revision: 209408

URL: http://llvm.org/viewvc/llvm-project?rev=209408&view=rev
Log:
AArch64/ARM64: enable more AArch64 tests.

Modified:
    llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-multi-elem.ll
    llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-one.ll
    llvm/trunk/test/CodeGen/AArch64/sibling-call.ll

Modified: llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-multi-elem.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-multi-elem.ll?rev=209408&r1=209407&r2=209408&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-multi-elem.ll (original)
+++ llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-multi-elem.ll Thu May 22 02:40:55 2014
@@ -1,4 +1,5 @@
 ; RUN: llc < %s -verify-machineinstrs -mtriple=aarch64-none-linux-gnu -mattr=+neon | FileCheck %s
+; arm64 has equivalent tests to these in various files.
 
 ;Check for a post-increment updating load.
 define <4 x i16> @test_vld1_fx_update(i16** %ptr) nounwind {

Modified: llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-one.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-one.ll?rev=209408&r1=209407&r2=209408&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-one.ll (original)
+++ llvm/trunk/test/CodeGen/AArch64/neon-simd-post-ldst-one.ll Thu May 22 02:40:55 2014
@@ -1,4 +1,5 @@
 ; RUN: llc < %s -verify-machineinstrs -mtriple=aarch64-none-linux-gnu -mattr=+neon | FileCheck %s
+; arm64 has equivalents of these tests separately.
 
 define { [2 x <16 x i8>] } @test_vld2q_dup_fx_update(i8* %a, i8** %ptr) {
 ; CHECK-LABEL: test_vld2q_dup_fx_update

Modified: llvm/trunk/test/CodeGen/AArch64/sibling-call.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/AArch64/sibling-call.ll?rev=209408&r1=209407&r2=209408&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/AArch64/sibling-call.ll (original)
+++ llvm/trunk/test/CodeGen/AArch64/sibling-call.ll Thu May 22 02:40:55 2014
@@ -1,4 +1,5 @@
 ; RUN: llc -verify-machineinstrs < %s -mtriple=aarch64-none-linux-gnu | FileCheck %s
+; RUN: llc -verify-machineinstrs < %s -mtriple=arm64-none-linux-gnu -arm64-load-store-opt=0 | FileCheck %s
 
 declare void @callee_stack0()
 declare void @callee_stack8([8 x i32], i64)
@@ -73,10 +74,10 @@ define void @caller_to16_from16([8 x i32
   tail call void @callee_stack16([8 x i32] undef, i64 %b, i64 %a)
   ret void
 
-; CHECK: ldr x0,
-; CHECK: ldr x1,
-; CHECK: str x1,
-; CHECK: str x0,
+; CHECK: ldr [[VAL0:x[0-9]+]],
+; CHECK: ldr [[VAL1:x[0-9]+]],
+; CHECK: str [[VAL1]],
+; CHECK: str [[VAL0]],
 
 ; CHECK-NOT: add sp, sp,
 ; CHECK: b callee_stack16
@@ -91,7 +92,7 @@ define void @indirect_tail() {
   %fptr = load void(i32)** @func
   tail call void %fptr(i32 42)
   ret void
-; CHECK: ldr [[FPTR:x[1-9]+]], [{{x[0-9]+}}, #:lo12:func]
-; CHECK: movz w0, #42
+; CHECK: ldr [[FPTR:x[1-9]+]], [{{x[0-9]+}}, {{#?}}:lo12:func]
+; CHECK: movz w0, #{{42|0x2a}}
 ; CHECK: br [[FPTR]]
 }