[llvm] r208577 - [ARM64-BE] Add sphinx documentation for the ARM64 NEON implementation.

James Molloy james.molloy at arm.com
Mon May 12 08:38:42 PDT 2014


Hi Tobi,

Thanks - it's amazing what small grammar mistakes can get through even the 3
reviewers that I had... :)

Corrected in r208580.

Cheers,

James

> -----Original Message-----
> From: Tobias Grosser [mailto:tobias at grosser.es]
> Sent: 12 May 2014 16:36
> To: James Molloy; llvm-commits at cs.uiuc.edu
> Subject: Re: [llvm] r208577 - [ARM64-BE] Add sphinx documentation for the
> ARM64 NEON implementation.
> 
> Thanks James, very interesting read.
> 
> > +LLVM IR has first class vector types. In LLVM IR, the zero'th element
of a
> vector resides at the lowest memory address. The optimizer relies on this
> property in certain areas, for example when concatenating vectors
together.
> The intention is for arrays and vectors to have identical memory layouts -
``[4
> x i8]`` and ``<4 x i8>`` should be represented the same in memory. Without
> this property there would be many special cases that the optimizer would
> have the cleverly handle.
> 
> have *to* cleverly
> 
> Tobias








More information about the llvm-commits mailing list