[PATCH] Implement Named Register Global Variables in LLVM
Renato Golin
renato.golin at linaro.org
Tue May 6 02:44:33 PDT 2014
+ Adding some negative tests
+ Changing docs to reflect on stack register usage only
The latter was preferred to adding more non-allocatable registers, since there aren't many that could be added without further consideration and I don't want to delay this patch longer than it needs to. So, for the time being, only stack registers will be allowed as a named register.
http://reviews.llvm.org/D3261
Files:
docs/LangRef.rst
include/llvm/CodeGen/ISDOpcodes.h
include/llvm/CodeGen/SelectionDAGISel.h
include/llvm/IR/Intrinsics.td
include/llvm/Target/TargetLowering.h
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
lib/Target/AArch64/AArch64ISelLowering.cpp
lib/Target/AArch64/AArch64ISelLowering.h
lib/Target/ARM/ARMISelLowering.cpp
lib/Target/ARM/ARMISelLowering.h
lib/Target/ARM64/ARM64ISelLowering.cpp
lib/Target/ARM64/ARM64ISelLowering.h
lib/Target/X86/X86ISelLowering.cpp
lib/Target/X86/X86ISelLowering.h
test/CodeGen/AArch64/named-reg-alloc.ll
test/CodeGen/AArch64/named-reg-notareg.ll
test/CodeGen/AArch64/stackpointer.ll
test/CodeGen/ARM/named-reg-alloc.ll
test/CodeGen/ARM/named-reg-notareg.ll
test/CodeGen/ARM/stackpointer.ll
test/CodeGen/ARM64/named-reg-alloc.ll
test/CodeGen/ARM64/named-reg-notareg.ll
test/CodeGen/ARM64/stackpointer.ll
test/CodeGen/X86/named-reg-alloc.ll
test/CodeGen/X86/named-reg-notareg.ll
test/CodeGen/X86/stackpointer.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D3261.9104.patch
Type: text/x-patch
Size: 23611 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140506/7202bb7b/attachment.bin>
More information about the llvm-commits
mailing list