[PATCH] Add llvm.x86.* intrinsics for Intel SHA Extensions
Craig Topper
craig.topper at gmail.com
Mon Sep 16 20:43:51 PDT 2013
You can remove mayLoad=1 and hasSideEffects=0. Instructions with patterns
generate those flags automatically. Otherwise LGTM.
On Mon, Sep 16, 2013 at 8:36 AM, Ben Langmuir <ben.langmuir at intel.com>wrote:
> Add tests missed in previous patch.
>
> Hi craig.topper,
>
> http://llvm-reviews.chandlerc.com/D1689
>
> CHANGE SINCE LAST DIFF
> http://llvm-reviews.chandlerc.com/D1689?vs=4325&id=4326#toc
>
> Files:
> include/llvm/IR/IntrinsicsX86.td
> lib/Target/X86/X86InstrSSE.td
> test/CodeGen/X86/sha.ll
>
--
~Craig
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130916/51a40b52/attachment.html>
More information about the llvm-commits
mailing list