[Patch][Hexagon] Peephole optimizations for zero extends.
Anshuman Dasgupta
adasgupt at codeaurora.org
Thu May 2 12:51:07 PDT 2013
LGTM. Please go ahead and commit.
-Anshu
---
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
On 5/2/2013 2:24 PM, Pranav Bhandarkar wrote:
> Hi,
>
> This patch adds a peephole optimizations for zero_extends (i32->i64).
>
> It does two types of optimizations.
> 1) Converts
> "
> vreg_i64 = combine (#0, vreg_i32)
> ..... = vreg_i64:subreg_loreg
> "
> into
> "
> vreg_i64 = combine (#0, vreg_i32)
> ..... = vreg_i32.
> "
>
> 2) Adds patterns in the td file to convert
> " (i64 (zero_extend i32 vreg_i32)) | (shl vreg_i64, 32) "
> into a Hexgaon MI
> " combine_rr (vreg_i64:subreg_loreg, vreg_i32) "
>
> Jyotsna, Anshu: Ok to commit ?
>
> Thanks,
> Pranav
>
>
>
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130502/6106bc3c/attachment.html>
More information about the llvm-commits
mailing list